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Introduction 
In high-speed Optical Time Division Multiplexed 
(OTDM) transmission systems, pre-scaled clock 
recovery (CR) is essential. This may be performed 
using e.g. opto-electronic phase-locked loops (OPLL) 
[I]. The highest data rates that a pre-scaled base rate 
clock has been extracted from so far are achieved with 
OPLLs (400 GWs) [l]. Recently, OPLLs with balanced 
photodetection, offering much simpler electronic 
processing and feedback, have been suggested and 
experimentally demonstrated [2-3]. So far, though, a 
comprehensive theoretical frame of description of this 
balanced loop has been missing, 
In this paper, a mathematical model of a balanced 
OPLL is described and key parameters are derived. 
Particularly the lock-in time, which is required to be very 
fast for some network applications, is investigated in 
terms of clock pulse width, loop filter gain and residuals 
of the balancing DC level. Based on the guidelines 
from the theoretical evaluations, a very simple 
experimental demonstration including a single 
electroabsotption modulator as phase comparator is 
constructed. 
Model S e t u p  
The model set-up for the balanced OPLL based CR is 
shown in Figure 1. Based on this model, a general non- 
linear differential equation (NDE) is derived. This NDE 
defines the evolution of the total phase error in the loop 




Figure I. Schematic sei-up. 
The phase comparator (P.C.) mixes the optical OTDM 
data signal (160 Gb/s) with the locally generated optical 
clock signal at the base rate (10 GHz), producing an 
error signal. The mixing process corresponds to a 
mathematical mukiplication with a mixer gain G. In 
practise non-linear processes iike FWM in SOAS can be 
used to achieve the mixing [I]. The error signal is an 
offset sinusoidal with frequency Af, given by the 
difference between the l t i th  frequency component of 
the clock signal and the line rate of the data. The 
amplitude of the error signal is s1c16, which is a product 
between the l'st and 16Yh Fourier frequency 
component of the corresponding data and clock signal. 
The balanced photodetection (BW 100 MHz) provides 
the subtraction of the DC level from the error signal, 
which results in a bipolar error signal. This subtraction 
also heips to stabilise the error signal against 
fluctuations in the input powers. The signal is then low 
pass filtered and fed back to the VCO, which controls 
the optical clock generating laser. The data signal is a 
160 Gbls PRES modulated (Z9-l) pulse train (FWHM 
2.5 ps) with the average power of 15 dBm. The FWHM 
of the clock signal pulses TN" is varied between: OSps, 
Ips, Zps, 3ps and 8ps. The average power of the clock 
signal is also 15dBm. 
First Order Loop 
The first order loop does not include the loop filter and 
therefore the dynamics are easier to understand. We 
are interested in determining under which conditions the 
loop locks and !he corresponding lock-in time. In Figure 
2(a) the minimum value of K, needed to obtain the lock, 
is plotted as a function of Af. K is a product between the 
gain of the amplifier, A, and the sensitivity of the VCO, 
6. For convenience G is set to unity. 
The lowest values of K are obtained when the clock 
FWHM is Ips ,  while the largest values of K are obtained 
when the FWHM is 8ps. Even though the values of K 
seem large, they are easily attainable with standard 
commercial electronic components. in Figure 2(b) the 
lock-in time is plotted as a function of K. The frequency 
difference Af is assumed to be 0. The lock-in time is 
minimized when the FWHM of the clock signal is Ips. 
Based on (41, the lock-in time, T, for small initial phase 
differences, ( d 4 )  is approximated to 
T = ,  2.19 
where R is the responsivity of the photodiode. Equation 
(1) shows how a maximized cI6 resul!s in a minimized 
lock-in time and reveals the importance of a large error 
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signal. For the specified set-up, CM is maximized for a 
FWHM of Ips, confirming the results shown in Figure 
2(b). 
Second Order Loop 
Now the loop filter is implemented. In many cases the 
loop filter is a Proportional Integrator (PI). Even though 
the balanced photodetection provides a subtraction of 
the DC level, the DC level might not be fully subtracted 
due to imperfections in the electronics. If the 
compensated DC level is constant and fulfils the 
following relation, DCQstc,s, the loop locks. 
The impact on the lock-in time of the uncompensated 
DC level, defined as the ratio between Me DC level 
after compensation divided by the DC level before 
compensation, is shown in Figure 3. 
Ffgum 3. Loch-in time as a i k t i o n  of the 
level in Me error signal. 
uncompensated 
If me uncompensated DC 5 45%. the influence on the 
lock-in time is negligible. For practical circuits this level 
of compensation can be fulfilled. 
Next the lock-in time is plotted as a function of K for 
increasing Af. In Figure 4(a) the FWHM of the clock 
signal pulses is Ips corresponding to the optimum 
FWHM for tne first order loop. 
Figure 4. (aJ Lock-in time as a iunction of K for increasing At. 
(bJ Lock-in time lor diiierent ratios of the tilter’s rrme constants. 
For small values 01 K the lock-in time increases as the 
frequency detuning increases. When K exceeds 2 .lo” 
radlsV, the lbck-in time becomes constant (tor Af up to 
15 MHz). The lowest value 01 the lock-in time is 25ns. 
Figure 4(b) shows how the lock-in time changes as lhe 
ratio between the time constants of the PI finer; i.e. 
7, and 7? is changed (T,ITZ=R,UR~C=RIIRZ). The 
bandwldth 01 the filter is conslant. For large values of K 
the lock-in time approaches the same value irrespective 
01 the ratio. However, the minimum valJe of the lock-in 
lime (1511s) IS obtained when :,/~2=2. For low values of 
K. the lowest lock-in times remain for rjkz=2. This is 
because the gain of the PI filter increases as RllR2 
decreases. 
Experimental Demonstration 
A simple manifestation of the CR circuit based on the 
balanced OPLL is implemented at 160 Gb/s. The phase 
comparator is an electroabsorption madulator (EAM) 
and the FWHM of the switching windows, which 
corresponds to TIk, is 8ps. The EAM is driven 
electriiaily instead of through a laser, and the scheme 
works well. The CR unit locks to a 160 GWs data stream 
and remains stable. The frequency power spectrum of 
the recovered I O  GHz clock and its single sideband 
phase noise are shown in Figure 5, yielding a narrow 
peak with very low timing jitter (323 fs). 
Figure 5. (a) Frequency s p z ”  of Me recovered dock. (b) 
Single sideband to carrier r a b  (SSCR) mealing a timing jiner 
Of 323 is. 
The value of K is above the required value determined 
by Figure 2(a). Also the DC level is subtracted 
sufficiently, minimizing the influence on the PLL 
operation. The pertormance of this CR unit is sufficient 
for a 160 Gbls demultiplexerlreceiver, but by using the 
proposed model it is expected that the performance can 
be further improved. 
Conclusion 
A detailed model of the balanced OPLL has been 
presented. It was shown how the lock-in time can be 
minimized by optimising Tk (Ips), carefully compensate 
the DC level (c45 %), use sufficiently high loop gain (K 
> 10“) and match the time constants of the loop filter 
(5,h2=2). Furthermore, a successful experimental 
implementation of the scheme was demonshated. We 
believe the model to be a powerful tool for designing CR 
circuits based on the OPLL technique. 
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